Implementation of Phasor Measurement Unit Based on Phase-Locked Loop Techniques: A Comprehensive Review

نویسندگان

چکیده

The dynamic monitoring, control, and protection of modern power systems in real time require time-stamped electrical measurements to accurately estimate the bus voltage phasors using state estimation function under normal abnormal conditions. These can be acquired by time-synchronized devices, known as phasor measurement units (PMUs). PMUs measure branch current a three-phase network, well frequency rate change (ROCOF), with high speed, accuracy stamping provided global positioning system (GPS) at coordinated universal (UTC). Various algorithms have been proposed literature, while most them are concentrated discrete Fourier transform (DFT) algorithm, where an integer number samples multiple nominal is required for computations. In cases grid deviates from its value, raw application DFT approach lead large errors during estimation. Another based on phase-locked loop (PLL) techniques, widely used tie inverters. PLL techniques track dynamically (continuous time) estimated time-variant grid. A brief introduction basic concepts synchrophasor definition provided, main methods according recent literature mentioned. PLL-based PMU reviewed both steady-state conditions IEEE standards. conclusion, performance presented this review discussed.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Review of Phase Locked Loop

This paper presents a review of phase locked loop (PLL) techniques. The different types of phase detector, loop filter and oscillators are discussed. It alleviates the problems associated with the classical analog PLL. Linear PLL, Digital PLL and All digital PLL models are implemented in Simulink Simulation results in Simulink gives the performance overview of the three types of PLL. Keywords— ...

متن کامل

A Digital Implementation of a Frequency Steered Phase Locked Loop

A digital implementation of a new technique that delivers an extremely accurate and stable phase locked loop system (PLL) is presented. The new technique uses competing phase and frequency loops to incorporate an accurate local reference frequency into the phase locked loop structure. Disturbances on the phase loop caused by the digital frequency loop are identified and a method to mitigate the...

متن کامل

Hardware Implementation of a Phase-Locked Loop for Communication Systems

We have implemented the hardware of a prototype Phase-Locked Loop (PLL) system in Instrumentaion and Informatics Research Laboratory, Department of Electronics Science, Gauhati University, Assam, India for communication systems. The system is tested using Digital Storage Oscilloscope (DSO) (Model: Tektronix TDS 1012B; 1GS/Sec). We also simulate the system using Circuit Maker’s Berkeley SPICE3f5...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

A synchrony front-end using phase-locked-loop techniques

We propose a new front-end that reflects some aspects of auditory nerve response. Namely, the pattern of synchrony responses observed over auditory nerve fibers associated with F0, F1 and F2 of voiced sounds. The main goal is to get a set of features, which represents those frequency trajectories. These features should be less sensitive to adverse environmental conditions than mel-cepstrum or F...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Energies

سال: 2023

ISSN: ['1996-1073']

DOI: https://doi.org/10.3390/en16145465